

CLAIMS

1. (Currently amended) A memory agent comprising:
a receive link interface having a plurality of receive lanes to receive training sequences;
a transmit link interface having a plurality of transmit lanes to transmit return sequences;
and
a loopback unit coupled to the receive and transmit link interfaces to selectively redirect one or more of the receive lanes to one or more of the transmit lanes to retransmit the received training sequences as the return sequences during a lane testing operation;
wherein the memory agent may selectively map one or more of the receive lanes to one or more of the transmit lanes according to a plurality of mappings.

2. (Previously Presented) The memory agent according to claim 1 wherein:
the receive link interface is a first receive link interface;
the transmit link interface is a first transmit link interface; and further comprising:
a second transmit link interface having a plurality of second transmit lanes; and
a second receive link interface having a plurality of second receive lanes.

3. (Previously Presented) The memory agent according to claim 2 wherein
the memory agent may operate in a passthrough mode during a lane testing operation by retransmitting training sequences received on the first receive link interface to the second transmit link interface, and retransmitting return sequences received on the second receive link interface to the first transmit link interface.

4. (Currently amended) ~~The memory agent according to claim 1~~ A memory agent comprising:
a receive link interface having a plurality of receive lanes to receive training sequences;
a transmit link interface having a plurality of transmit lanes to transmit return sequences;
and

a loopback unit coupled to the receive and transmit link interfaces to selectively redirect one or more of the receive lanes to one or more of the transmit lanes to retransmit the received training sequences as the return sequences during a lane testing operation;

wherein the memory agent may selectively map one of the receive lanes to more than one of the transmit lanes during a lane testing operation.

5. (Canceled)

6. (Previously Presented) The memory agent according to claim 5 wherein the memory agent may select one of the mappings responsive to a mapping indicator in a training sequence received on the receive link interface.

7. (Previously Presented) The memory agent according to claim 1 wherein the memory agent may retransmit the received training sequence with modification as the return sequence.

8. (Previously Presented) The memory agent according to claim 1 wherein the memory agent comprises a memory buffer.

9. (Previously Presented) The memory agent according to claim 1 wherein the memory agent comprises a memory module.

10. (Canceled)

11. (Previously Presented) The memory agent according to claim 1 wherein the loopback unit comprises a multiplexer.

12. (Previously Presented) A memory agent comprising:
a first link interface having a plurality of first lanes; and
a second link interface having a plurality of second lanes;
wherein the memory agent may:

transmit training sequences having different mapping indicators on one or more of the plurality of first lanes;

receive return sequences on one or more of the plurality of second lanes responsive to the training sequences; and

analyze the return sequences to identify failed lanes in the plurality of first lanes and the plurality of second lanes.

13. (Previously Presented) The memory agent according to claim 12 wherein: the first link interface comprises a receive link interface; and the second link interface comprises a transmit link interface.

14. (Previously Presented) The memory agent according to claim 12 wherein: the first lanes comprise receive bit lanes; and the second lanes comprise transmit bit lanes.

15. (Previously Presented) The memory agent according to claim 12 wherein the memory agent may receive the training sequences as the return sequences.

16. (Previously Presented) The memory agent according to claim 12 wherein the memory agent may transmit test parameters in the training sequences.

17. (Previously Presented) The memory agent according to claim 12 wherein the memory agent may transmit electrical stress patterns in the training sequences.

18. (Previously Presented) The memory agent according to claim 12 wherein the memory agent comprises a memory controller.

19. (Previously Presented) A method comprising:
transmitting a first training sequence to a memory agent on a first plurality of lanes during a testing operation;

transmitting a first return sequence from the memory agent on a second plurality of lanes responsive to the first training sequence according to a first mapping during the testing operation;

transmitting a second training sequence to the memory agent on the first plurality of lanes during the testing operation;

transmitting a second return sequence from the memory agent on the second plurality of lanes responsive to the second training sequence according to a second mapping during the testing operation; and

analyzing the return sequences based on the first and second mappings.

20. (Previously Presented) The method according to claim 19 further comprising:
redirecting the first training sequence to the second plurality of lanes as the first return sequence during the testing operation; and

redirecting the second training sequence to the second plurality of lanes as the second return sequence during the testing operation.

21. (Previously Presented) The method according to claim 20 further comprising:
passing the first training sequence through the memory agent to a third plurality of lanes during the testing operation;

passing the second training sequence through the memory agent to a third plurality of lanes during the testing operation;

passing the first return sequence from a fourth plurality of lanes through the memory agent to the second plurality of lanes during the testing operation; and

passing the second return sequence from the fourth plurality of lanes through the memory agent to the second plurality of lanes during the testing operation.

22. (Previously Presented) The method according to claim 19 wherein the first return sequence comprises one or more groups that are substantially the same as one or more groups in the first training sequence.

23. (Previously Presented) The method according to claim 19 wherein the second return sequence comprises one or more groups that are substantially the same as one or more groups in the second training sequence.

24. (Previously Presented) The method according to claim 19 wherein the first training sequence comprises a mapping indicator.

25. (Previously Presented) The method according to claim 19 wherein the first training sequence comprises an electrical stress pattern.

26. (Previously Presented) The method according to claim 19 wherein the memory agent comprises a memory module.

27. (Previously Presented) The method according to claim 19 wherein the memory agent comprises a memory buffer.

28. (Currently amended) A memory system comprising:
memory agent comprising:
a receive link interface having a plurality of receive lanes to receive training sequences;
a transmit link interface having a plurality of transmit lanes to transmit return sequences; and
a loopback unit coupled to the receive and transmit link interfaces to selectively redirect one or more of the receive lanes to one or more of the transmit lanes to retransmit the received training sequences as the return sequences during a lane testing operation; and
a memory controller coupled to the memory agent;
wherein the memory agent may selectively map one or more of the receive lanes to one or more of the transmit lanes according to a plurality of mappings.

29. (Previously Presented) The memory system according to claim 28 wherein:
the first link interface comprises a receive link interface; and

the second link interface comprises a transmit link interface.

30. (Previously Presented) The memory system according to claim 28 wherein:
the first lanes comprise receive bit lanes; and
the second lanes comprise transmit bit lanes.

31. (Previously Presented) The memory system according to claim 28 further
comprising a second memory agent coupled to the memory agent.

32. (Previously Presented) The memory agent according to claim 7 wherein the
modification includes identifying or status information.

33. (Previously Presented) The memory agent according to claim 1 wherein one of
the return sequences comprises one of the received training sequences.

34. (Previously Presented) The memory agent according to claim 1 wherein one of
the return sequences consists essentially of one of the received training sequences.